


Performance Analysis of Parameterizable HQC Hardware Architecture



Nishant Pandey, Sanjay Deshpande, Dixit Dutt Bohra, Debapriya Basu Roy, Dip Sankar Banerjee, and Jakub Szefer




Computer Architecture
and Security Lab (CASLAB)
Northwestern




Quantum Threat and Post-Quantum Cryptography

- Public-key cryptography
 - Shor's algorithm can potentially break existing pre-quantum public-key cryptosystems (e.g., RSA)
- **Post-Quantum Cryptography to the rescue!**
 - Algorithms run on classical computers
- Post-Quantum Cryptography standardization efforts are in progress around the world

NIST




NIST Post-Quantum Cryptography Standardization




- Submitted candidates belong to two categories
 - **PQ-KEM: Post-Quantum Key Encapsulation Mechanism**
 - PQ-DSS: Post-Quantum Digital Signature Scheme
- Evaluation Criteria
 - Security
 - **Hardware and Software implementation efficiency and security**
 - Cost (key size, signature size, etc.)

Secure and Efficient Implementations of Cryptographic Algorithms


- Target platforms:
 - CPU
 - Microcontrollers
 - **Field-Programmable Gate Array (FPGA) : Artix 7**
 - Application Specific Integrated Circuit (ASIC)



Hamming Quasi-Cyclic (HQC)



Key Encapsulation Mechanism



Hamming Quasi Cyclic (HQC)

- A code-based KEM scheme based on the syndrome decoding hard problem.
- Construction is based on concatenated codes:
 - Shortened Reed Solomon code and
 - Duplicated Reed-Muller code

Parameter Set	Security	n	w	$ ek $	$ dk $	$ ct $
HQC-1	128	17,669	66	2,241B	2,321B	4,433B
HQC-3	192	35,851	100	4,514B	4,602B	8,978B
HQC-5	256	57,637	131	7,237B	7,333B	14,421B

n - degree of the polynomial

w - weight

keypair – (ek,dk)

ct - ciphertext

Key Generation


```
HQC-KEM.Keygen()
Input: None.
Output: Encapsulation key  $ek_{KEM}$ , decapsulation key  $dk_{KEM}$ .

▷ Sample  $seed_{KEM}$ 
1.  $seed_{KEM} \leftarrow \mathcal{B}^{|seed|}$ 


▷ Compute  $seed_{PKE}$  and randomness  $\sigma$ 
2.  $ctx_{KEM} \leftarrow \text{XOF.Init}(seed_{KEM})$ 
3.  $(ctx_{KEM}, seed_{PKE}) \leftarrow \text{XOF.GetBytes}(ctx_{KEM}, |seed|)$ 
4.  $(ctx_{KEM}, \sigma) \leftarrow \text{XOF.GetBytes}(ctx_{KEM}, |k|)$ 

▷ Compute HQC-PKE keypair
5.  $(ek_{PKE}, dk_{PKE}) \leftarrow \text{HQC-PKE.Keygen}(seed_{PKE})$ 


▷ Compute HQC-KEM keypair
6.  $ek_{KEM} \leftarrow ek_{PKE}$ 
7.  $dk_{KEM} \leftarrow (ek_{KEM}, dk_{PKE}, \sigma, seed_{KEM})$ 
8. return  $(ek_{KEM}, dk_{KEM})$ 
```




HQC Primitives



Key Generation



Encapsulation




Decapsulation

Performance Bottleneck.
95-96% across different parameter sets


Limitations of Existing Work

- Existing work includes
 - Full hardware [SAC'23, HOST'24]
 - High-level synthesis [CBCrypto'23]
 - Hardware-Software codesign [WF-IoT'23]




FPGA Implementation Performance and Evaluation Metrics

- Time
- Area
- Area-Time product
 - $\text{Time} * \{\max\{\text{LUT}/4, \text{FF}/8\} + 128 * \text{BRAM} + 100 * \text{DSP}\}$




Limitations of Existing Work

- Existing work includes
 - Full hardware [SAC'23, HOST'24]
 - Hardware-Software codesign [CBCrypto'23]
 - High-level synthesis [WF-IoT'23]
- Previous implementations lack**
 - Tweakable performance parameters**
 - Support for new parameter sets**




Performance Bottleneck

Fixed-Weight Vector





Fixed Weight Vector – Constant Weight Word Method

- Constant time method proposed by Sendrier [SEN21].




Fixed Weight Vector Generation - Evaluation



Performance Bottleneck

Polynomial Multiplication




Polynomial Multiplication

A & B are polynomials in F_2

$$A(x) = a_0 + a_1x + a_2x^2 + \dots + a_nx^n$$

$$B(x) = b_0 + b_1x + b_2x^2 + \dots + b_nx^n$$

Complexity of polynomial multiplication



Parameter Set	n	w
HQC-1	17,669	66
HQC-3	35,851	100
HQC-5	57,637	131

Schoolbook = $O(n^2)$
 Karatsuba = $O(n^{1.585})$
 Toom-Cook = $O(n^{1.465})$

Polynomial Multiplication involving Sparse Polynomials

A & B are polynomials in F_2


$$A(x) = a_0 + a_1x + a_2x^2 + \dots + a_nx^n$$

$$B(x) = 0 + b_1x + 0 + \dots + b_mx^m$$

$$c(x) = \sum_{i=0}^{w-1} A(x) \ll \text{index}[i]$$

Parameter Set	n	w
HQC-1	17,669	66
HQC-3	35,851	100
HQC-5	57,637	131

Complexity of polynomial multiplication




Karatsuba $= O(n^{1.585})$
Toom-Cook $= O(n^{1.465})$
Sparse poly mult $= O(n.w)$

Sparse F_2 Polynomial Multiplication with Interleaved Reduction

Field polynomial: X^n-1 :
allows folding and adding
the polynomial for reduction

The multiplication and
the modular reduction is
interleaved.

- Reduction in area
- Reduction in memory utilization




Indices of non-zero elements
are used to shift non-sparse
polynomial to imitate the
multiplication.

Addition is an XOR because
all polynomials are in F_2 .

Sparse F_2 Polynomial Multiplication Hardware Design


W: Performance parameter [SAC'23]



Hardware design of sparse polynomial multiplication module


HQC-1

Timing comparison




HQC-1

Area-Time product comparison



Key Generation, Encapsulation, and Decapsulation




Joint Design – Sweep

FPGA: AMD Artix 7

HQC-1


- Joint Design – combines Keygen, Encap, and Decap into one.
- Shared module among different primitives.
 - SHAKE256
 - Polynomial Multiplication
 - Encapsulation
 - Polynomial Addition
- W – performance parameter
- Time-Area product
 - $\text{Time} * \max\{\text{LUT}/4 + 128 * \text{BRAM} + 100 * \text{DSP}, \text{FF}/8\}$

Higher is better



Time – Area Product


Lower is better




Joint Design – Comparison with other HQC Hardware Designs

FPGA: AMD Artix 7


HQC-1




Summary



Key Generation




Encapsulation



Decapsulation

- Design and evaluation of performance critical aspects of HQC implementation
- When compared to state-of-the-art we demonstrated:
 - ~ 20% improvement in Key Generation time
 - ~ 80% improvement in Encapsulation time
 - ~ 60% improvement in Decapsulation time
 - ~ 33% improvement in the Time–Area product


**Performance Analysis of Parameterizable
HQC Hardware Architecture**



Thank you!

<https://sanjaydeshpande.phd/>

Backup Slides




What about NTT/FFT type multiplication for HQC?

- Cannot directly apply NTT (Number Theoretic Transform) to binary field polynomial multiplication
 - Requires a finite field with special roots of unity
- Chen et. al [CCK21] proposed using **Frobenius Additive FFTs (FAFFT)**.
 - Implemented in hardware by Ras et. al [RLC+25]


Frobenius Additive FFT (FAFFT)

- Convert to new polynomial basis – **Cantor Basis**.
- **FFT Encode** and **FFT Decode** are used to reduce the number of evaluations.



Performance FAFFT vs Sparse Multiplication

- Taking advantage of sparsity doesn't lead to non-constant time behavior on hardware.
 - Weight of the sparse polynomial is fixed.



Comparison HQC vs CRYSTALS-Kyber

Scheme	Sizes (Bytes)		
	ek	dk	ct
HQC128	2,241	4,602	7,333
Kyber512	800	1,632	768

Key Sizes

Scheme	Device	Keygen	Encap	Decap	Freq. (MHz)
		Kcycles			
HQC-1 [GAA+25]	Intel Core i7-11850H	76	150	353	2,500
Kyber-512 [ABD+21]	Intel Core i7-4770K	34	45	35	3,492

CPU Cycle Comparison

Scheme	Device	Keygen	Encap	Decap	Freq. (MHz)	Area			
		Kcycles				KLUT	KFF	DSP	BRAM
HQC-1 [our]	Artix-7	5	8	16	162	26	27	8	32.5
Kyber-512 [BMG+21]	Artix-7	2	3	5	220	10	9	4	4.5

FPGA Implementation Comparison

Syndrome Decoding Problem

- h, x, y are ' n ' degree polynomials
- Setup:
 - h – sampled from a pseudo-random number generator (PRNG)
 - x, y – non-zero location of the sparse polynomial sampled from a PRNG

$$\begin{array}{ccccccc} & & x & & & & \\ & & \color{red}{\text{■}} & \color{red}{\text{■}} & \color{red}{\text{■}} & \color{red}{\text{■}} & \color{red}{\text{■}} \\ & & \color{red}{\text{■}} & \color{red}{\text{■}} & \color{red}{\text{■}} & \color{red}{\text{■}} & \color{red}{\text{■}} \end{array} + \begin{array}{ccccccc} & & h & & & & \\ & & \color{yellow}{\text{■}} & \color{yellow}{\text{■}} & \color{yellow}{\text{■}} & \color{yellow}{\text{■}} & \color{yellow}{\text{■}} \\ & & \color{yellow}{\text{■}} & \color{yellow}{\text{■}} & \color{yellow}{\text{■}} & \color{yellow}{\text{■}} & \color{yellow}{\text{■}} \end{array} \times \begin{array}{ccccccc} & & y & & & & \\ & & \color{blue}{\text{■}} & \color{blue}{\text{■}} & \color{blue}{\text{■}} & \color{blue}{\text{■}} & \color{blue}{\text{■}} \\ & & \color{blue}{\text{■}} & \color{blue}{\text{■}} & \color{blue}{\text{■}} & \color{blue}{\text{■}} & \color{blue}{\text{■}} \end{array} = \begin{array}{ccccccc} & & S = x + h.y & & & & \\ & & \color{brown}{\text{■}} & \color{brown}{\text{■}} & \color{brown}{\text{■}} & \color{brown}{\text{■}} & \color{brown}{\text{■}} \\ & & \color{brown}{\text{■}} & \color{brown}{\text{■}} & \color{brown}{\text{■}} & \color{brown}{\text{■}} & \color{brown}{\text{■}} \end{array}$$

-  pseudorandom polynomial
-  Sparse fixed-weight polynomial
-  Sparse fixed-weight polynomial

h and S are public
 x and y are secret
Given h and S , finding x and y is
hard!